Hardware-Assisted System for Program Execution Security of SOC

Xiang WANG, Shu-Song PANG, Wei-Ke WANG, Zong-Min ZHAO, Cheng ZHOU, Zhan-Hong HE, Xiao-CUI ANG and Yang XU

School of Electronic and Information Engineering, Beihang University, Beijing 100191, China

Abstract. With the rapid development of embedded systems, the systems’ security has become more and more important. Most embedded systems are at the risk of series of software attacks, such as buffer overflow attack, Trojan virus. In addition, with the rapid growth in the number of embedded systems and wide application, followed embedded hardware attacks are also increasing. This paper presents a new hardware assisted security mechanism to protect the program's code and data, monitoring its normal execution. The mechanism mainly monitors three types of information: the start/end address of the program of basic blocks; the lightweight hash value in basic blocks and address of the next basic block. These parameters are extracted through additional tools running on PC. The information will be stored in the security module. During normal program execution, the security module is designed to compare the real-time state of program with the information in the security module. If abnormal, it will trigger the appropriate security response, suspend the program and jump to the specified location. The module has been tested and validated on the SOPC with OR1200 processor. The experimental analysis shows that the proposed mechanism can defence a wide range of common software and physical attacks with low performance penalties and minimal overheads.

1. Introduction

The Embedded systems have rapidly evolved over the last years, which are being widely applied to military affairs, economy and other areas of society. Its related products can be found everywhere in our daily life, including smart cards, mobile, sensors, wearable devices, vehicles, ET, al. Thus the security design has become the most significant issues in embedded systems.

Due to the wide number of embedded devices as well as the great progress of the network technology, the embedded systems can be easily attacked. When the operating system is running on the embedded system, the virus has the potential to attack embedded systems. Then control and tamper embedded devices. At the same time embedded system performance has been greatly improved, but due to its own resource constraints and environmental needs, making the software of PC and cannot be ported to embedded systems.

Attacks for embedded system generally have two ways: software attack and hardware attack. The software attack mainly contains buffer overflow, logic bombs, Trojan viruses and worms. The buffer overflow attack is considered most destructive. Its attacks include stack overflows, heap overflows, dangling pointer references, format string vulnerabilities and integer errors. Hardware attack usually includes irreversible attacks like die shear, chemical attacks and reversible attacks like error signal injection, voltage temperature variation. At this stage, software attacks are more common, and the hardware attack need the attacker have more expertise.

So far, software protection has been mainly adopted to defend against most attacks. For example, safe programming language source code or security analysis is often used to fix the vulnerability. However, software protection requires a lot of rewriting the code, which leads to significant performance loss. And security is also very limited. In this paper, we propose a hardware-assisted solution to ensure the safety of program execution by compiler offline extraction program control flow, static data and static code. During program execution, the security module monitors the control flow and verifies data and code integrity.

2. Related Work

The security protection methods of system on chip (SOC) have been rapidly increased over the past years. The software-based and hardware-based protections are showed as below.

Richard et al [1] proposed a code rewrite and in-lining system (REINS) method to protect the code from malicious software attacks of untrusted sources. It’s a software-based approach to detect attacks. Recently Schuster et al [2] came up with a new type of attack, called counterfeit object-oriented programming (COOP).
It abuses the C++ virtual dispatch mechanism to reuse whole functions. Stephen [3] presented a software way which improve and simplify the COOP attack and use table randomization to resist Code-reuse attacks. Abadi et al [4] proposed a new method to monitor the control flow of program. It derives the program execution process by static analysis and then check with CFG in the runtime.

In recent years, hardware-based approaches became prevalent. Jean-Luc et al [5] adopted a simple hardware solution to check good execution of one program by checking that each basic block is correctly executed and that the Control Flow Graph (CFG) is respected. But their solution has some shortage in overhead and grain. Lucas [6] tackled these limitations and presented a security hardware mechanism to deal with fine-grained CFI checks. Arora [7] also presented a hardware assisted mechanism to check control flow and integrity of code. Bu [8] is similar to Arora's design which protects the code and data integrity, but no concern about control flow protection. Zhao [9] presents a code security mechanism, which can accurately positioning error type. Guo [10] proposed hardware-based intrusion detection way called Control-flow Verification System (CONVERSE), which guaranteed control-flow integrity by checking the destination of control-flow branches at runtime.

### 3. Security Architecture

This section describes the working principle and process of hardware assisted monitoring model.

#### 3.1. Overview

Fig. 1 depicts the relationship between the monitoring model and CPU.

![Figure 1. The Monitoring Model Design Flow](image)

#### 3.2. The analyzer design

The main function of the analyzer is to analyze and extract static information from the object file. These include control flow information and code integrity information. The analyzer is written a script program running on PC. Here is a new definition of the concept of a basic block. Basic block refers to a code fragment which only contains the instructions executed sequentially. That is to say, there is no branching instruction in a basic block. The analyzer is marked by a jump instruction to divide the basic block, which means the starting and ending address of the basic block is the destination address of the jump instruction and the address of the next jump instruction. The designation of the analyzer is based on the basic block unit to extract and divide the program. The final result is used to initialize the security module.

Specific of extraction process are shown below:

**Procedure 1**: Extraction process

**P1**: Variable initialization and some other settings, initialization operations. Enter the object file name. In addition, we also need to fill in some of the address information, such as address of boot code.

**P2, P3**: Executable file header contains a lot of information. The analyzer check the header files a) the file is a valid 32-bit executable ELF file or not. b) The platform this file run on is platform-specific or not. c) Extracting executable segment offset address.

**P4**: Call objdump tool to disassemble the object file.

**P5**: Functions of Interrupt table are end of jump instruction. But generally no program will call them directly. Therefore it cannot be inferred start address of basic block based on the jump instruction. So we want to add the start address based on specific documents.

**P6**: his is the most important step. After disassemble the executable file, actually obtained a text file of the disassembly format. By regular expressions, one can directly find the jump instruction and extract the address information based on the instruction format.

**P7**: Although P6 found the start and end addresses of all the basic blocks, but have not found the correspondence between the start and end address. This step would sort all addresses.

**P8**: After calculating the information of all the basic blocks, put each basic block instructions as input of lightweight hashing (L_Hash) algorithm and output a 16-bit result. It represents the completeness of code.

**P9**: Adding above information to the monitor model and use it to initialize Ram inside the security module.

### 3.3. The Code Integrity

This section describes the integrity protection program code, as well as the basic structure of the security model. Structure of monitoring model is shown in Table 1.

<table>
<thead>
<tr>
<th><strong>Table 1. Monitoring Model of Code Integrity</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Info</strong></td>
</tr>
<tr>
<td>Current block start address</td>
</tr>
<tr>
<td>Current block end address</td>
</tr>
<tr>
<td>L_Hash value between them</td>
</tr>
<tr>
<td>Successive basic block index S0</td>
</tr>
</tbody>
</table>
Current block start address:
The correct start address of basic block in currently executing program.
Current block end address:
The correct end address of basic block in currently executing program.
L Hash value between them:
The hash value of the currently executing program.
Next basic block start address:
The start address of next basic block.

After the security module is initialized, security module can start monitoring the execution of the program. At this time, the program counter of the CPU (PC) and instruction of decoding (ID) stage signal are connected to the security module. When the program starts running, the security module will monitor the execution of program. When the security module detects the start address of the program, L_Hash module becomes enabled. The current and subsequent instructions act as input of L_Hash function, until the end address of this basic block is detected by security module.

The next step is to calculate this basic block L_Hash value and compared with the L_Hash value stored in the security model. If not equal, the system must be attacked. Security model will output exception messages and freeze the CPU as well. If it do not detect a start or end address of basic block, it can be also concluded attack occurred and output the exception messages.

Procedure 2 describes how the security module protects the safety of the code.

Procedure 2 code integrity check flow
1: Inputs: PC(program counter), Instruction
2: Output: abnormal signal
3: B_S set of all basic blocks start address bb_si, 1 ≤ i ≤ the number of basic block
4: B_E set of all basic block end address bb_ei
5: I set of instructions of basic block i insnij, 1 ≤ j ≤ the number of instruction in a basic block
6: if pci = bb_si : bb_si ≤ B_S then
7: L_Hash = L_Hash(insn1,insn2,...,insnj)
8: if pci = bb_ei : bb_ei ≤ B_E then
9: if L_Hash = monitoring model [16:31] then
10: abnormal_signal = 000 /*no error*/
11: else abnormal_signal = 001 /*L_hash value error*/
12: else abnormal_signal = 010 /*end address error*/
13: else abnormal_signal = 100 /*start address error*/

3.4. The Control Flow Validation

This section describes the procedures for integrity verification of the control flow. The control flow attack occurs mainly through tampering return address of function or changing the condition of jump. The attacks occur around the jump instruction. So the security module monitor addresses of jump instruction. For direct jump instruction, the jump address which can predict where an unconditional jump instruction has only one and conditional jump address had a maximum of two. For indirect jump instruction, since the jump address in a register or memory, address of jump destination cannot be predict offline, and therefore should be special treatment. The architectural to protect control flow use two 16-bit memories S0 and S1 to store target addresses as shown in Table 2. Generation of transition table is shown in Procedure 3.

Table 2. Monitoring Model of Control Flow

<table>
<thead>
<tr>
<th>Info</th>
<th>Wides</th>
<th>Address range</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current block start address</td>
<td>16bits</td>
<td>[59:64]</td>
</tr>
<tr>
<td>Current block end address</td>
<td>16bits</td>
<td>[63:48]</td>
</tr>
<tr>
<td>L_Hash value between them</td>
<td>16bits</td>
<td>[47:32]</td>
</tr>
<tr>
<td>Successive basic block index S0</td>
<td>16bits</td>
<td>[31:16]</td>
</tr>
<tr>
<td>Successive basic block index S1</td>
<td>16bits</td>
<td>[15:0]</td>
</tr>
</tbody>
</table>

3.5. The Data Integrity

Both data and code are necessary for the execution of program. Attack for data may not change the control flow or destroy the integrity of the instruction code in the execution of the program. Protecting data is more difficult than code. Code information can be known after compile and it would not change in the execution time. But data information is highly dynamic. When the program is running, only a small fraction of the data is fixed and most of the data is uninitialized or unallocated. The data integrity validation architecture is shown as Fig. 2.
For the static data which can be determined after compiled, it is extracted offline and stored in the static data monitoring model. For the dynamic data, the module starts to calculate the memory access address when checking the stored instruction. Then data pre-processing model calculates the L_Hash value of current data and stores in the Dynamic data monitoring model.

Similarly, the module will compare the data in the data monitor model of current address with the L_Hash value of data on the bus when checking the load instruction of external memory. If not equal, it will output an interrupt signal to ensure that data is not modified in the external transfer process.

Figure 2. The Data Integrity Validation Architecture

4. Analysis of Security

The design can defense many kinds of attacks. It's so difficult to do completely security analysis. So we divide attacks into the following categories.

4.1. Tampering Program Code

The design can defense most kinds of code attacks. The typical attack code as shown in the figure 3.

C code of program:
int out x,y; (normal)
int out=x-y; (tampered)

The disassembly code changes are as follows:
2118: e0 64 18 00  l.add r3,r4,r3 (normal)
2118: e0 64 18 02  l.sub r3,r4,r3 (tampered)

Figure 3. The Tamper on Code

But there are two situations requiring attention. a) It cannot detect attacks immediately. The granularity of monitoring module is not every instruction but it was monitored using basic block as a unit. So it can detect the integrity of the code after a basic block executed in the program. This will decrease the detection efficiency of code attacks. But it can save the storage resource overhead and reduce the impact on the CPU's running speed. b) Collision attacks of checksum. L_Hash algorithm is applied in this design. It supports 80, 96, and 128 bits of three sizes of summary length and provides 64 bits to 120 bits between the original image of safety, 40 or 60 of the second preimage and collision resistance. Use serialization to achieve L_Hash, respectively, only 817 and 1028 gates. By adjusting the parameters, L_Hash can be a compromise among security, speed, energy consumption and the realization of the price and other indicators. At the same time, L_Hash has good performance in software implementation.

4.2. Tampering Control Flow

The detection of control flow is to monitor jump instructions. Common attacks are shown in Fig. 4. For direct jump which can be predicted its jump address offline, the design can be directly detect illegal jump address. But for the indirect jump instruction, the address of jump destination cannot be known before running the program. So directly detection of control flow is not available. However, considering the attack on the indirect jump instruction is either a direct attack on the code or the transfer of the conditions (data) of the attack. So it's also indirectly protected the control flow by protecting code and data.

Figure 4. The Tamper on Control Flow

4.3. Tampering Program Data

The attack of the data is mainly on the static data and dynamic data. Static data always exists in memory. The method of attack on that is to tamper memory content directly or attack in data transmission process. Dynamic
data exists in external memory or cache. The attack can occur in cache and the above two kinds of attack in static data. Due to the memory off chip, the data attacks are likely to occur in the process of data transmission. This design is mainly aimed at that type of attack. As shown in the Figure 5.

The following special circumstances need to be explained. a) During the execution of program, data may not be accessed through the external data bus. The data may be in the cache. If the data in the cache is attacked, the security module will not detect it. b) If you directly change the data in the memory, then the attack can be detected, but it cannot be restored.

![Figure 5: The Tamper on Control Data](image)

5. Experiment Result

In terms of platform building, OR1200 processor is adopted which is a 32-bit scalar RISC with Harvard micro architecture, 5 stage integer pipeline. The system on chip (SOC) platform is verified on a Xilinx virtex5 FPGA. Hardware resource consumption is shown in Table 3. The total used proportion of Slice Registers is about 25% and the Security module used used 3%. We can see this module has low resource consumption.

<table>
<thead>
<tr>
<th>Slice Logic Utilization</th>
<th>Used</th>
<th>Security module used</th>
<th>Available</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slice Registers</td>
<td>7,022</td>
<td>1,024</td>
<td>28,800</td>
</tr>
<tr>
<td>Slice LUTs</td>
<td>12,039</td>
<td>1,322</td>
<td>28,800</td>
</tr>
<tr>
<td>occupied Slices</td>
<td>4,716</td>
<td>585</td>
<td>7,200</td>
</tr>
<tr>
<td>LUT Flip Flop pairs used</td>
<td>14,185</td>
<td>1,672</td>
<td></td>
</tr>
<tr>
<td>bonded IOBs</td>
<td>179</td>
<td>122</td>
<td>480</td>
</tr>
<tr>
<td>BlockRAM/FIFO</td>
<td>56</td>
<td>30</td>
<td>60</td>
</tr>
<tr>
<td>BUFG/BUFQCTRLs</td>
<td>8</td>
<td>2</td>
<td>32</td>
</tr>
<tr>
<td>Average Fanout of Non-Clock Nets</td>
<td>4.20</td>
<td>4.16</td>
<td></td>
</tr>
</tbody>
</table>

6. Conclusion

This paper presents a hardware assisted for program secure execution mechanism. The proposed method relies on the compiler to generate the monitoring model at compile time; and the hardware monitor verifies the execution trace at runtime. The experimental result shows that the design can defend against code attack, data attack, and control flow attack effectively. The structural design has run on an actual FPGA platform. Implementation of Implementation of security model has low resources consumption. And under normal circumstances, it meet the trade-offs between overhead and security.

Acknowledgment

This research is supported by the National Science Foundation of China (Grant No. 60973106, 81571142), the Key Project of National Science Foundation of China (Grant No. 61232009), National High-tech R&D Project of China (863 Grant No. 2011AA010404), and Fundamental Research Funds for the Central Universities, Astronautic Support Fund (Grant No.377054).

References
