| Issue |
ITM Web Conf.
Volume 87, 2026
2nd International Conference on Computing Paradigms (ICCP-2026)
|
|
|---|---|---|
| Article Number | 01016 | |
| Number of page(s) | 5 | |
| DOI | https://doi.org/10.1051/itmconf/20268701016 | |
| Published online | 30 June 2026 | |
FPGA - Based Braille Code Reader for Visually Impaired Individuals
Student, Department of Electronics and Communication Engineering, KPR Institute of Engineering and Technology, Coimbatore, India.
Student, Department of Electronics and Communication Engineering, KPR Institute of Engineering and Technology, Coimbatore, India.
Student, Department of Electronics and Communication Engineering, KPR Institute of Engineering and Technology, Coimbatore, India.
Student, Department of Electronics Communication Engineering, KPR Institute of Engineering and Technology, Coimbatore, India.
Assistant Professor III, Dept. of Electronics and Communication Engineering, KPR Institute of Engineering and Technology Coimbatore, India
This email address is being protected from spambots. You need JavaScript enabled to view it.
This email address is being protected from spambots. You need JavaScript enabled to view it.
This email address is being protected from spambots. You need JavaScript enabled to view it.
This email address is being protected from spambots. You need JavaScript enabled to view it.
This email address is being protected from spambots. You need JavaScript enabled to view it.
Abstract
People who have visual impairments can access better resources through assistive technologies which serve as essential tools that fulfill their specific requirements. The research presents a Braille text conversion system which operates through hardware components that use an Artix-7 FPGA. The system establishes a connection to the computer through its use of UART protocol for serial text transmission. The system decodes incoming ASCII characters through synthesizable Verilog logic which creates a mapping to standard six-dot Braille encoding. The system uses servo motor-driven actuators to create Braille output which generates tactile pins. The system clock operates at 50 MHz which enables synchronized processing while the system transmits data at a communication rate of 9600 baud. The system architecture maintains modular design which allows for scalability and enables fast processing times that meet requirements of portable real-time reading assistance devices.
Key words: Artix-7 FPGA- / UART communication / Baud rate / Servo motors
© The Authors, published by EDP Sciences, 2026
This is an Open Access article distributed under the terms of the Creative Commons Attribution License 4.0, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.

