Open Access
| Issue |
ITM Web Conf.
Volume 82, 2026
International Conference on NextGen Engineering Technologies and Applications for Sustainable Development (ICNEXTS’25)
|
|
|---|---|---|
| Article Number | 01005 | |
| Number of page(s) | 6 | |
| Section | Electronics Design | |
| DOI | https://doi.org/10.1051/itmconf/20268201005 | |
| Published online | 04 February 2026 | |
- F. Fatima, M. J. Alam, and D. Yadav, “Design and hazard solving of five-stage pipeline RISC-V,” 2020 11th ICCCNT, IEEE, (2020). [Google Scholar]
- A. Pandey, and A. Chauhan, “Study of data hazard and control hazard resolution techniques in a simulated five stage pipelined RISC processor,” Int. J. Eng. Adv. Tech., vol. 9, no. 3, (2020). [Google Scholar]
- M. Krishna Prasad and M. Kumar, “Designing and implementation of 32-bit 5-stage pipelined MIPS based RISC processor capable of resolving data hazards,” IEEE 2nd International Conference on Mobile Networks and Wireless Communications (ICMNWC), (2021). [Google Scholar]
- A. Subramanian, A. Choudhury, and H. Mandalapu, “Design and Implementation of Datapath and Control Path of Full Featured 5-Stage Pipelined Processor,” California State University, Northridge, (2019). [Google Scholar]
- N. H. Mahmad et al., “A Comprehensive Analysis on Data Hazard for RISC32 5-Stage Pipeline Processor,” Proceedings of IEEE Symposium on Industrial Electronics and Applications (ISIEA), (2017). [Google Scholar]
- H. R. Keshavarz, F. Moradi, and R. D. Mahmoud, “Achieving full functional coverage for the forwarding unit of pipelined processors,” International Journal of [Google Scholar]
- Advanced Computer Science and Applications (IJACSA), vol. 11, no. 9, (2020). [Google Scholar]
- R. Chugh and R. Singh, “A Novel Data Forwarding Mechanism in 5-Stage Pipelined Processor,” International Journal of Computer Applications, vol. 164, no. 9, (2017). [Google Scholar]
- A. Meena and R. Selvarani, “Performance analysis of pipelined RISC processor using different hazard control techniques,” International Journal of Pure and Applied Mathematics, vol. 118, no. 8, (2018). [Google Scholar]
- S. Paul and B. K. Paul, “Data hazard handling in pipelined processor using hardware implementation,” International Journal of Engineering and Advanced Technology, vol. 9, no. 2, (2019). [Google Scholar]
- Z. Qin, “Design and hazard solving of five-stage pipeline RISC-V processor structure,” Proc. 2024 4th Int. Conf. on Advanced Computing and Emerging Technologies (ACE), (2024). [Google Scholar]
- A. K. A. Tanveer and R.I. Ismail, “Performance Optimised Design of the RISC-V Five-Stage Pipelined Processor (the NRP Processor),” Int. J. of Advanced Computer Science and Applications (IJACSA), vol. 15, no. 2, pp. 214–223, (2024). [Google Scholar]
- W. H. Kim, S. Kim, and Y. Lee, “RISC- [Google Scholar]
- RExtension: Advancing Efficiency with Rented-Pipeline for Edge DNN Processing,” arXiv preprint arXiv:2407.02622, (2024). [Google Scholar]
- M. Alawad, H. M. Hassan, and M. El-Bably, “IzhiRISCV: A RISC-V-based Processor with Custom ISA Extension for Neuromorphic Applications,” arXiv preprint arXiv:2508.12846, (2025). [Google Scholar]
- A. Tiwari, P. Guha, G. Trivedi, N. Gupta, [Google Scholar]
- N. Jayaraj and J. Pidanic, “IndiRA: Design and Implementation of a Pipelined RISC-V Processor,” in Proc. 33rd International Conference Radioelektronika (RADIOELEKTRONIKA), Pardubice, Czech Republic, (2023). [Google Scholar]
- A. Yousuf, D. Alamen and M. Eljhani, “Design and Implementation of Five Stages Pipelined RISC Processor on FPGA,” in Proc. 2023 IEEE 3rd International Maghreb Meeting of the Conference on Sciences and Techniques of Automatic Control and Computer Engineering (MI-STA), (2023). [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.