Open Access
| Issue |
ITM Web Conf.
Volume 82, 2026
International Conference on NextGen Engineering Technologies and Applications for Sustainable Development (ICNEXTS’25)
|
|
|---|---|---|
| Article Number | 01007 | |
| Number of page(s) | 6 | |
| Section | Electronics Design | |
| DOI | https://doi.org/10.1051/itmconf/20268201007 | |
| Published online | 04 February 2026 | |
- H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15(12), 1518–1524 (1996). [Google Scholar]
- C. Alpert, A. Kahng, and I. Markov, Recent Directions in Floorplanning: A Tutorial, Integration, the VLSI Journal, 29, 1–81 (2000). [Google Scholar]
- S. Kirkpatrick, C.D. Gelatt, and M.P. Vecchi, Optimization by Simulated Annealing, Science, 220(4598), 671–680(1983). [Google Scholar]
- K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan, A Fast and Elitist Multiobjective Genetic Algorithm: NSGA-II, IEEE Transactions on Evolutionary Computation, 6(2), 182–197 (2002). [Google Scholar]
- J. Kennedy and R. Eberhart, Particle Swarm Optimization, Proceedings of IEEE International Conference on Neural Networks, 4, 1942–1948 (1995). [Google Scholar]
- Y. Lin, J. Wang, and S. X.-D. Tan, Recent Trends in Machine Learning-Aided VLSI Design Automation, ACM Transactions on Design Automation of Electronic Systems (TODAES), 27(5), 1–30 (2022). [Google Scholar]
- C.L. Valenzuela and P.Y. Wang, A Genetic Algorithm for VLSI Floorplanning Using O-Tree Representation, in Proceedings of the International Conference on Evolutionary Multi-Criterion Optimization, 204–218 (2005). [Google Scholar]
- R. B. Singh, A. S. Baghel, and A. Agarwal, A Review on VLSI Floorplanning Optimization using Metaheuristics Algorithm, in Proceedings of the International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), 1–6 (2016). [Google Scholar]
- P.R. Fernando, Genetic Algorithm Based Design and Optimization of VLSI Floorplan, Master's Thesis, University of South Florida, 2003. [Google Scholar]
- J. Sun et al., Floorplanning of VLSI by Mixed-Variable Optimization, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1–8 (2024). [Google Scholar]
- X. Li et al., PeF: Poisson's Equation Based Large-Scale Fixed-Outline Floorplanning, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design(ICCAD), 1–8 (2022). [Google Scholar]
- H. Zhang, Y. Chen, and M. Pedram, Multi-Objective Evolutionary Algorithm for 3D VLSI Floorplanning, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28(10), 2325–2338 (2020). [Google Scholar]
- R. Kannan and M. Balasubramanian, Heuristic Techniques for Efficient Block Placement in VLSI Floorplanning, International Journal of Electronic Design and Automation, 18(3), 145–154 (2019). [Google Scholar]
- S. Aravind and T.K. Rao, An Enhanced Hybrid GA Framework for Area and Wirelength Optimization in VLSI Layout, Proceedings of the International Conference on Computational Intelligence and Networks, 112–118 (2021). [Google Scholar]
- L. Morgan and D. Patel, 3D Integrated Circuit Floorplanning: Challenges and Optimization Strategies, Microelectronics Journal, 92, 104–115 (2019). [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.