Open Access
| Issue |
ITM Web Conf.
Volume 82, 2026
International Conference on NextGen Engineering Technologies and Applications for Sustainable Development (ICNEXTS’25)
|
|
|---|---|---|
| Article Number | 01009 | |
| Number of page(s) | 5 | |
| Section | Electronics Design | |
| DOI | https://doi.org/10.1051/itmconf/20268201009 | |
| Published online | 04 February 2026 | |
- S. Roy et al., Clock tree resynthesis for multi-corner multi-mode timing closure. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34 (2015). [Google Scholar]
- Y.C. Lu et al., A clock tree prediction and optimization framework using generative adversarial learning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 41 (2022). [Google Scholar]
- J. Wu, C. Ni, H. Wang, J. Chen, Graph neural networks for efficient CTS optimization, ACE Journal, 150 (2025). https://doi.org/10.5555/ace.2025.22281 [Google Scholar]
- J. Lu, W.K. Chow, C.W. Sham, Fast power-and slew-aware gated clock tree synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20, 11, 2094–2103 (2012). https://doi.org/10.1109/TVLSI.2011.2168834 [Google Scholar]
- J. Bhasker, R. Chadha, Static Timing Analysis for Nanometer Designs (Springer, 2009) [Google Scholar]
- V. Gandhi et al., Power budget improvement using floorplan methodologies in lower (28nm) technology node, in Proc. IEEE Int. Symp. Smart Electron. Syst. (iSES), Ahmedabad, India (2023) [Google Scholar]
- Z. Ge et al., Improve clock tree efficiency for low power clock tree design, in Proc. 13th IEEE Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT), Hangzhou, China (2016) [Google Scholar]
- N. Kwon, D. Park, Lightweight buffer insertion for clock tree synthesis visualization, in Proc. Int. Conf. Electron. Inf. Commun. (ICEIC) (2022) [Google Scholar]
- Hybrid multisource clock tree synthesis, in Proc. IEEE Int. Conf. Electron. Circuits Syst. (ICECS) (2021) [Google Scholar]
- AI-driven approaches for CTS and signal integrity optimization, IEEE (2023) [Google Scholar]
- A Jain et al., Artificial neural network based post-CTS QoR report prediction, in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS) (2022) [Google Scholar]
- J.L. Tsai, Clock Tree Synthesis for Timing Convergence and Timing Yield Improvement in Nanometer Technologies, Ph.D. thesis, University of Wisconsin-Madison, Department of Electrical Engineering (2005) [Google Scholar]
- P. Jeffery, Evolutionary Neural Network for Optimized Clock Tree Synthesis, M.S. thesis, Rochester Institute of Technology, Department of Electrical Engineering (2024) [Google Scholar]
- M. Kim, Robust Physical Design and Design-Technology Co-Optimization Methodologies at Advanced VLSI Technology, Ph.D. thesis, University of California, Berkeley, Department of Electrical Engineering and Computer Sciences (2023) [Google Scholar]
- D. Mangiras, Timing Optimization Techniques for the Scalable Physical Synthesis of Digital Integrated Circuits, Ph.D. thesis, University of Michigan, Department of Electrical Engineering and Computer Science (2022). [Google Scholar]
- R.R. Vuppunuthula, AI-Driven Approaches for Clock Tree Synthesis and Signal Integrity Optimization in Integrated Circuits, M.S. thesis, Indian Institute of Technology (2024). [Google Scholar]
- X. Jiang, A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis, Ph.D. thesis, Tsinghua University, Department of Microelectronics (2025). [Google Scholar]
Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.
Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.
Initial download of the metrics may take a while.