Open Access
ITM Web Conf.
Volume 52, 2023
International Conference on Connected Object and Artificial Intelligence (COCIA’2023)
Article Number 03008
Number of page(s) 10
Section Telecommunications
Published online 08 May 2023
  1. M. Malenko, «Implementation of Reed-Solomon RS ( 255, 239 ) Code », Proc. of CAIIT, no March, p. 43-48, (2014) [Google Scholar]
  2. M. Elghayyaty et al., « Performance comparison of new designs of chien search and syndrome blocks for BCH and Reed Solomon codes », Int. J. Commun. Networks Inf. Secur., vol. 12, no 2, p. 235-241, (2020) [Google Scholar]
  3. M. J. Hao et S. B. Wicker, « The effect of error control coding in multichannel FSK coherent lightwave communication systems influenced by laser phase noise », J. Light. Technol., vol. 14, no 12, p. 2648-2656, (1996) [CrossRef] [Google Scholar]
  4. A. Al Azad et M. I. Shahed, « A Compact and Fast FPGA Based Implementation of Encoding and Decoding Algorithm Using Reed Solomon Codes », Int. J. Futur. Comput. Commun., vol. 3, no 1, p. 31-35, (2014) [CrossRef] [Google Scholar]
  5. B. Xue, « VLSI design of a Reed-Solomon decoder for gigabit automotive ethernet VLSI Design of A Reed-Solomon Decoder for Gigabit Automotive Ethernet Master Thesis », (2016). [Google Scholar]
  6. T. K. Moon et W. C. Stirling, Mathematical Methods and Algorithms. (2000) [Google Scholar]
  7. S. Lee, H. Lee, C. S. Choi, J. Shin, et J. S. Ko, « 40-Gb/s two-parallel reed-solomon based forward error correction architecture for optical communications », IEEE AsiaPacific Conf. Circuits Syst. Proceedings, APCCAS, no 1, p. 882-885, (2008) [Google Scholar]
  8. R.T. Chien, « Cyclic Decoding Procedures for Codes », IEEE Trans. Inf. Theory, vol. 10, no 4, p. 357-362, (1965). [Google Scholar]
  9. S. Scholl et N. Wehn, « Hardware implementation of a Reed-Solomon soft decoder based on information set decoding », Proc. -Design, Autom. Test Eur. DATE, (2014) [Google Scholar]
  10. L. Chaari, M. Fourati, N. Masmoudi, et L. Kamoun, « A reconfigurable FEC system based on reed-solomon codec for DVB and 802.16 network », WSEAS Trans. Circuits Syst., vol. 8, no 8, p. 729-744, (2009). [Google Scholar]
  11. V. Bianchi, M. Bassoli, et I. De Munari, « Comparison of FPGA and microcontroller implementations of an innovative method for error magnitude evaluation in reed– solomon codes », Electron., vol. 9, no 1, (2020) [Google Scholar]
  12. S. Kamar, A. Fouda, A. Zekry, et A. Elmahdy, « FPGA implementation of RS codec with interleaver in DVB-T using VHDL », Int. J. Eng. Technol., vol. 6, no 4, p. 171, (2017) [CrossRef] [Google Scholar]
  13. V. Tilavat, « Simplification of Procedure for Decoding ReedSolomon Codes Using Various Algorithms : An Survey », vol. 2, no 1, p. 279-283, (2014). [Google Scholar]
  14. B. Tiwari et R. Mehra, « Design and implementation of Reed Solomon Decoder for 802.16 network using FPGA », 2012 IEEE Int. Conf. Signal Process. Comput. Control. ISPCC 2012, p. 1-5, ( 2012) [Google Scholar]
  15. H. Saidi, M. Turki, Z. Marrakchi, A. Obeid, et M. Abid, « Implementation of Reed Solomon Encoder on Low-Latency Embedded FPGA in Flexible SoC based on ARM Processor », 2020 Int. Wirel. Commun. Mob. Comput. IWCMC 2020, p. 1347-1352, (2020) [Google Scholar]
  16. M. Elghayyaty, A. Wahbi, A. El Habti El Idrissi, O. Mouhib, L. Hlou, et A Hadjoudja, « Conception and Hardware Minimization of a New Chien Search Block for Reed Solomon Codes With Implementation on Fpga Card », ARPN J. Eng. Appl. Sci., vol. 15, no 11, p. 1248-1254, (2020). [Google Scholar]
  17. J. Jeong, D. Shin, W. Shin, et J. Park, « An Even/Odd Error Detection Based LowComplexity Chase Decoding for Low-Latency RS Decoder Design », IEEE Commun. Lett., vol. 25, no 5, p. 1505-1509, (2021) [CrossRef] [Google Scholar]
  18. R. Heloir, C. Leroux, S. Hemati, M. Arzel, et W. J. Gross, « Stochastic chase decoder for reed-solomon codes », 2012 IEEE 10th Int. New Circuits Syst. Conf. NEWCAS 2012, p. 5-8, (2012) [Google Scholar]
  19. D. Garg, C. P. Sharma, P. Chaurasia, et A. R. Chowdhury, « High throughput FPGA implementation of Reed-Solomon Encoder for Space Data Systems », 2013 Nirma Univ. Int. Conf. Eng. NUiCONE 2013, p. 1-5, (2013) [Google Scholar]
  20. D. S. Reay, T. C. Green, et B. W. Williams, « Field programmable gate array implementation of a neural network accelerator », IEE Colloq., no 61, 1994. [Google Scholar]
  21. H. Lee, C. S. Choi, J. Shin, et J. S. Ko, « 100-Gb/s Three-Parallel Reed-Solomon based Foward Error Correction Architecture for Optical Communications », 2008 Int. SoC Des. Conf. ISOCC 2008, vol. 1, p. 265-268, (2008) [Google Scholar]
  22. Y. J. Tang et X. Zhang, « Fast En/Decoding of Reed-Solomon Codes for Failure Recovery », IEEE Trans. Comput., vol. 71, no 3, p. 724-735, (2022) [CrossRef] [Google Scholar]
  23. H. M. Shao, T. K. Truong, L. J. Deutsch, J. H. Yuen, et I. S. Reed, « Vlsi Design of a Pipeline Reed-Solomon Decoder. », ICASSP, IEEE Int. Conf. Acoust. Speech Signal Process. Proc., vol.c, no5, p. 1404-1407, (1985) [Google Scholar]
  24. T. C. Lin, P. D. Chen, et T. K. Truong, « Simplified procedure for decoding nonsystematic reed-solomon codes over gf(2m) using euclid’s algorithm and the fast fourier transform », IEEE Trans. Commun., vol. 57, no 6, p. 1588-1592, (2009) [CrossRef] [Google Scholar]
  25. H. Luo, W. Zhang, Y. Wang, Y. Hu, et Y. Liu, « An Algorithm for Improving the Throughput of Serial Low-Complexity Chase Soft-Decision Reed-Solomon Decoder », IEEE Trans. Very Large Scale Integr. Syst., vol. 25, no 12, p. 3539-3542, (2017) [CrossRef] [Google Scholar]
  26. Y. H. U et M. R. Hiremath, « Implementation of BCH Code (n, k) Encoder and Decoder for Multiple Error Correction Control », Int. J. Comput. Sci. Mob. Appl., vol. 2, no 5, p. 45-54, (2014) [Google Scholar]
  27. C. Engineering, « Vlsi Implementation of Block Error Correction Coding », (2011). [Google Scholar]

Current usage metrics show cumulative count of Article Views (full-text article views including HTML views, PDF and ePub downloads, according to the available data) and Abstracts Views on Vision4Press platform.

Data correspond to usage on the plateform after 2015. The current usage metrics is available 48-96 hours after online publication and is updated daily on week days.

Initial download of the metrics may take a while.